



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/023,170	02/13/1998	THOMAS J. HOLMAN	042390.P5346	6582

7590 09/17/2004

BLAKELY SOKOLOFF TAYLOR & ZAFMAN  
12400 WILSHIRE BLVD  
SEVENTH FLOOR  
LOS ANGELES, CA 900251026

EXAMINER

VERBRUGGE, KEVIN

ART UNIT	PAPER NUMBER
----------	--------------

2188

DATE MAILED: 09/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

**Application No.**

09/023,170

**Applicant(s)**

HOLMAN, THOMAS J.

**Examiner**

Kevin Verbrugge

**Art Unit**

2188

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 31 August 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 21-40 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 21-40 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Continued Examination Under 37 CFR 1.114***

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 8/31/04 has been entered.

All claims are drawn to the same invention claimed in the application prior to the entry of the submission under 37 CFR 1.114 and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the application prior to entry under 37 CFR 1.114. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action after the filing of a request for continued examination and the submission under 37 CFR 1.114. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2188

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

### ***Response to Amendment***

This final Office action is in response to the amendment filed 8/31/04 which amended claims 21, 30, and 39. Claims 21-40 remain pending. All objections and rejections not repeated below are withdrawn.

### ***Double Patenting***

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 21-40 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 15-31 of copending Application No. 09/023172 and claims 18-30 of copending Application No.

Art Unit: 2188

09/023234. Although the conflicting claims are not identical, they are not patentably distinct from each other because the differences in the claims are immaterial.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 21 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Presumably the word --interface-- should be inserted between "direct" and "between" in line 5. That is how the claim has been interpreted for the purposes of this Office action.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 21-24, 26, 27, 30-33, 35, 36, and 39 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent 4,045,781 to Levy et al., hereinafter simply Levy.

Regarding claims 21 and 30, Levy discloses memory modules with selectable byte addressing for a digital data processing system.

Levy shows the claimed memory bus as memory bus 40 in Fig. 1.

He shows the claimed system memory controller as memory management unit 22 and associative memory 24.

He shows the claimed memory module as memory module 30.

Levy shows the claimed first plurality of memory devices as low stacks 44 and high stacks 45 in Fig. 1.

He shows the claimed first memory module controller as memory transceiver 41 and memory control and timing circuit 42.

Levy's memory module controller (memory transceiver 41 and memory control and timing circuit 42) operates as claimed, serving as a direct interface between the memory devices and the system memory controller and serving as an interface between the plurality of memory devices and the system memory bus such that the plurality of memory devices and the system memory bus operate in different operating environments. Furthermore, the memory module controller separates the plurality of memory devices from the system memory controller and the system memory bus as newly claimed.

Regarding claims 22 and 31, Levy's memory control and timing circuit 42 includes the claimed clock generator since it generates a clock signal to drive the separate signals controlling the plurality of memory devices as claimed. Fig. 11 shows memory control and timing circuit 42 in detail, including control signal generator 145 (which outputs CLK MDR BYTE 0-3 signals), read timing generator 152, and write timing generator 156.

Regarding claims 23 and 32, Levy's memory module controller includes the claimed request handling logic in memory transceiver 41 and memory control and timing unit 42 since it examines a memory request to determine whether the memory request is addressed to the memory devices in its module and ignores the request if it is not addressed to its memory devices as claimed. More specifically, Fig. 11 shows memory control and timing unit 42 in more detail and Fig. 20 shows memory transceiver 41 in more detail. Fig. 11 includes the claimed request handling logic as the address normalizing circuit 131A. If the memory is addressed to at least one of the memory devices on the module, then address normalizing circuit 131A permits the module to process the request. Otherwise, if the address request is not addressed to one of the memory devices on the module, then address normalizing circuit 131A prevents further processing by the module by asserting the address out of range signal shown being input to start memory cycle logic 150 (see column 16, lines 1-23).

Regarding claim 33, Levy's memory module controller comprises the claimed power management unit because it controls power supplied to the memory devices as claimed. Levy's memory transceiver 41 and memory control and timing circuit 42 control all the signals and data supplied to the memory devices and thereby control the power supplied to the memory devices since power is transmitted on signals. In other words, power in the form of data, control, and timing signals is supplied to the memory devices. The broad language of the claim requires nothing more.

Regarding claims 24 and 35, since Levy's memory module controller does not send signals to its memory devices when a memory request is not addressed to any of the devices, it can be said that the memory controller reduces the power to the memory devices (since power is transmitted on the signals, as discussed in the rejection of claim 33 above).

Regarding claims 26, 27, and 36, since Levy's memory module controller does not send signals to its memory devices when a memory request is not addressed to any of the devices, it can be said that the memory controller decouples the memory devices from the memory bus.

Regarding claim 39, Levy shows the claimed second memory module as memory module 31 in Fig. 1. Although he does not show its component parts, they are



Art Unit: 2188

presumed analogous to those of memory module 30 precisely because they are not shown.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 25, 28, 29, 34, 37, 38, and 40 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 4,045,781 to Levy et al.

Regarding claims 28, 29, and 34, Levy does not teach that his memory devices and the memory bus operate at different voltages. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Levy's device to have the memory devices and the memory bus operate at different voltages to save power. It was well-known in the art at the time of the invention that operating devices at lower voltages reduces the total amount of power consumed, therefore the skilled artisan who was interested in saving the most power would have been motivated to design each component of the system to operate at the lowest possible voltage, thereby motivating him to modify Levy's device so the memory bus and the memory devices operated at different voltages.

Regarding claims 25 and 37, Levy does not teach altering the frequency of a clock signal to the memory devices when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

Regarding claim 38, Levy does not teach disabling his clock generator when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

Regarding claim 40, Levy does not teach that his first and second plurality of memory devices (those in memory modules 30 and 31, respectively) have different signaling protocols, as claimed. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to allow the different memory modules to use memory devices having different signaling protocols since the key system concern is interaction with the memory bus, not interaction with the memory devices. Additionally, systems were commonly configured with several memory module slots that were not all filled at original manufacture time allowing the user to add memory modules later to expand the system's capabilities, and while it is necessary that these added memory modules communicate as expected on the memory bus 40, the internal communications within the memory module are not specified by the system

manufacturer and permit the use of different memory devices from one memory module to the next.

\*\*\*\*\*

Claims 24-29 and 33-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 4,045,781 to Levy et al. in view of U.S. Patent 5,257,233 to Schaefer.

Regarding claims 24, 26, 27, 33, 35, and 36, Levy does not explicitly teach that his memory module controller comprises a power management unit.

Schaefer discloses a low power memory module using restricted RAM activation.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include Schaefer's power reduction circuitry and techniques in Levy's memory modules to reduce the amount of power consumed. Schaefer teaches that unused memory devices may be powered down or placed in a reduced power mode to reduce the amount of power consumed by the module as a whole. By powering down certain memory devices, they are effectively decoupled from the memory bus.

Regarding claims 28, 29, and 34, neither Levy nor Schaefer teach that their memory devices and the memory bus operate at different voltages. It would have been

Art Unit: 2188

obvious to one of ordinary skill in the art at the time the invention was made to modify Levy's device to have the memory devices and the memory bus operate at different voltages to save power. It was well-known in the art at the time of the invention that operating devices at lower voltages reduces the total amount of power consumed, therefore the skilled artisan who was interested in saving the most power would have been motivated to design each component of the system to operate at the lowest possible voltage, thereby motivating him to modify Levy's device so the memory bus and the memory devices operated at different voltages.

Regarding claims 25 and 37, Levy does not teach altering the frequency of a clock signal to the memory devices when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

Regarding claim 38, Levy does not teach disabling his clock generator when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

\*\*\*\*\*

Claims 24-29 and 33-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 4,045,781 to Levy et al. in view of U.S. Patent 5,036,493 to Nielsen.

Regarding claims 24, 26, 27, 33, 35, and 36, Levy does not explicitly teach that his memory module controller comprises a power management unit.

Nielsen discloses a system and method for reducing power usage by multiple memory modules.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include Nielsen's power reduction circuitry and techniques in Levy's memory modules to reduce the amount of power consumed. Nielsen teaches that unused memory devices may be powered down or placed in a reduced power mode to reduce the amount of power consumed by the module as a whole. By powering down certain memory devices, they are effectively decoupled from the memory bus.

Regarding claims 28, 29, and 34, neither Levy nor Nielsen teach that their memory devices and the memory bus operate at different voltages. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Levy's device to have the memory devices and the memory bus operate at different voltages to save power. It was well-known in the art at the time of the invention that operating devices at lower voltages reduces the total amount of power consumed,

Art Unit: 2188

therefore the skilled artisan who was interested in saving the most power would have been motivated to design each component of the system to operate at the lowest possible voltage, thereby motivating him to modify Levy's device so the memory bus and the memory devices operated at different voltages.

Regarding claims 25 and 37, Levy does not teach altering the frequency of a clock signal to the memory devices when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

Regarding claim 38, Levy does not teach disabling his clock generator when a memory request is not addressed to any of the memory devices on a particular module, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to do just that in order to save power.

### ***Response to Arguments***

On page 7 of the amendment, fourth paragraph, Applicant argues that "claims 21 and 30 are presently amended to more clearly claim that the memory module controller serves as a direct interface to the system memory controller."

Clearly Levy's memory module controller serves as a direct interface between the plurality of memory devices (low stack units 44 and high stack units 45) and his

Art Unit: 2188

system memory bus (memory bus 40). What is additionally asserted in this final Office action is that Levy's memory module controller serves as a direct interface between the plurality of memory devices and his system memory controller (memory management unit 22 and associative memory 24), therefore the rejection is maintained and made final.

This modified characterization of Levy's system memory controller as including memory management unit 22 and associative memory 24 is entirely appropriate because of the extensive memory control functions performed by associative memory 24 as taught at column 7, lines 9-10 and line 34 through column 8, line 45, as well as columns 11-13. Additionally, some of the structure of associative memory 24 is shown in Fig. 8.

At page 7, fifth paragraph, second sentence, Applicant asserts "that Levy does not teach interfacing a system memory controller to a memory management unit." The Examiner had never asserted such, rather the Examiner is characterizing Levy's memory management unit (and now the associative memory) as his system memory controller. Perhaps Applicant meant that Levy does not teach interfacing a system memory controller to a memory module controller, but this is contradicted by the rest of Applicant's sentence where he asserts that Levy "teaches using an intermediate associative memory to interface a memory management unit to the memory control and timing/memory transceiver combination," which means that Levy's memory management unit does interface to his memory control and timing/memory transceiver combination (memory module controller), albeit indirectly, using an associative memory.

What is apparently being argued by Applicant is that Levy's system memory controller does not interface directly to his memory module controller but rather indirectly interfaces to his memory module controller, through his associative memory. However, the Examiner is now including Levy's associative memory as part of Levy's system memory controller since the associative memory performs some system memory functions as mentioned above. This characterization of Levy's memory management unit 22 and his associative memory 24 together anticipating the claimed system memory controller is entirely appropriate since nothing in the claims precludes such an interpretation. Both the memory management unit 22 and the associative memory 24 reside in the processor system 20 and both perform system memory control functions, therefore it is appropriate to consider them as together anticipating the claimed system memory controller. As such, Levy's memory module controller serves as a direct interface between the plurality of memory devices and the system memory controller as claimed.

### ***Conclusion***


Any inquiry concerning a communication from the Examiner should be directed to the Examiner by phone at (703) 308-6663 before 10/14/04 and at (571) 272-4214 after 10/14/04.

Any response to this action should be labeled appropriately (serial number, Art Unit 2188, and After-Final, Official, or Draft) and mailed to Commissioner for Patents, Washington, D.C. 20231 or faxed to (703) 872-9306.



Art Unit: 2188

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197.

A handwritten signature in black ink, appearing to read "Kevin Verbrugge". The signature is fluid and cursive, with the first name "Kevin" and last name "Verbrugge" clearly distinguishable.

Kevin Verbrugge  
Primary Examiner  
Art Unit 2188